Abstract: This letter presents a CMOS energy detector for a non-coherent ultra-wideband receiver. The proposed complementary squarer generates differential output using the NMOS and PMOS differential cascode stage with a common-mode feedback (CMFB) circuit. The squarer achieves high gain without DC offset using complementary squarer based on symmetrical NMOS and PMOS transistor pairs with very low power consumption. The proposed squarer with the integrator is designed using the 0.11-µm CMOS technology. The designed squarer with integrator operates at 3-5 GHz and only dissipate 1 mW at a supply voltage of 1.2 V.
Introduction
The non-coherent scheme is preferred in impulse-radio ultra-wideband (IR-UWB) receivers owing to its simplicity. Because a template pulse generator or frequency synthesizer is not needed, it can be implemented with low power at a low cost [1] . Several works have been published with regard to the squarer. Previous squarers based on a passive self-mixer do not consume power but require an additional amplifier to obtain a conversion gain [2] . A squarer based on a pseudo-differential circuit consumes additional power to remove the dc offset of the output [3, 4, 5] . A squarer based on stacked NMOS and PMOS transistor pairs can save dc power consumption [6] . However, its differential output bias voltages are different from one another and additional dc offset canceller is required. In this letter, a CMOS energy detector based on complementary squarer circuit using the NMOS and PMOS differential cascode stage with a common-mode feedback (CMFB) circuit is proposed. The squarer achieves high gain without DC offset with very low power consumption. Fig. 1 shows the block diagram of an energy detection receiver composed of a squaring law device and an integrator [8] . This letter focuses on the design of the squarer and integrator. Fig. 2 shows the schematic of the proposed squarer. NMOS transistor pair M 1 -M 2 and PMOS transistor pair M 15 -M 16 generate a squared current. The transistor pairs are connected to a cascode current source load. PMOS transistor M 5 -M 8 and NMOS transistor M 9 -M 12 operates as the current source load to provide high voltage gain with symmetrical structure. Therefore, bias current of M 1;2 and M 15;16 are same and the output DC level of V outþ and V outÀ are equal.
Circuit design
The output DC bias is well defined by the common-mode feedback (CMFB) circuit consisting of transistors M C1 -M C5 . The output common-mode level is quite sensitive to device properties and mismatches. The output common-mode level is sensed by R 1 and R 2 . The CMFB circuit adjust the current mismatches in the PMOS and NMOS current source by feedback V GP . As a result, the common-mode level is set to V REF of 600 mV in this design. The magnitude of the open-loop gain for the CMFB circuit is 1 at the frequency of 242.5 MHz and the phase margin is 46.5°. C 1 , R 3 , C 2 , and R 4 are used for frequency compensation for the stability of the CMFB circuit.
The baseband component is obtained by the differential output signal. Assuming that channel length modulation is neglected, the drain currents of M 1 -M 2 and M 15 -M 16 are respectively given as follows:
Where k 1;2 is the 0:5 n C OX ðW=LÞ 1;2 , V THN is the threshold voltage of M 1 -M 2 , and V GN is the bias voltage applied to the gate of M 1 -M 2 . Similarly, k 15;16 , V THP , and V GP are the corresponding parameters of M 15 -M 16 . From Eq. (1)- (4), the squared current can be derived by the following equations:
To equalize the bias current of M 1;2 and M 15;16 ,
Then, the small signal of the output current can be expressed as
Therefore, the output current of the squarer is proportional to the square of the input amplitude.
The components values of the squarer in Fig. 2 are as follows: Fig. 3 shows the schematic of the integrator. The integrator is located in the next stage of the squarer and is composed of the transconductance (g m ) stage, sample and hold (S/H) capacitor, and a set of control switches [4] . When the integration window (int) switches are turned on, the g m stage injects a current into the S/H capacitor, and these circuits perform the integration operation. When the reset (rst) switch is turned on, the S/H capacitor is discharged. The components values of the integrator in Fig. 3 are as follows:
Simulation results
The proposed energy detector is designed and verified using the 0.11-µm CMOS technology. Fig. 4 shows the positive output and negative output waveforms of the squarer for the different NMOS and PMOS corner models. Input UWB pulse with center frequency of 4 GHz and amplitude of 10 mV are generated by digital Gaussian pulse generator [9] . Squarer achieves a gain of −0.45 dB at the input amplitude of 10 mV p and a maximum gain 17.3 dB at the input amplitude of the 100 mV p . The first letter of the corner model refers to the NMOS corner, and the second letter refers to the PMOS corner with typical (T), fast (F), and slow (S) corner. Output DC bias levels of the positive and negative output are same and common-mode level are defined well with different corner models as shown in Fig. 4(a) and Fig. 4(b) . Fig. 5 shows the differential input and output waveforms of the squarer for different bandwidth of the UWB pulse. The center frequency is 4 GHz and 10-dB bandwidth of the input signal are 500 MHz and 1.6 GHz [10] , respectively. The designed squarer dissipates 0.75 mW and operates at 3-5 GHz. Fig. 6 shows the integration process controlled by the timing signal. The squared signal is integrated over integration window (int) and discharged by the reset signal (rst). Gain of the proposed integrator is 12.8 dB, 3-dB bandwidth is 1.88 MHz. The power consumption of the designed integrator is 0.25 mW. When setting the integrated value exceeds a threshold set, signal is classified to meaningful signal. Table I shows the summary of the simulated performance of the proposed energy detector and the comparison with previously published works. 
Conclusion
This letter has presented a CMOS energy detector based on complementary squarer circuit and an integrator for a non-coherent UWB receiver. The proposed complementary squarer generates differential output using the NMOS and PMOS differential cascode stage with a common-mode feedback (CMFB) circuit. The proposed energy detector based on complementary squarer and integrator is designed using the 0.11-µm CMOS technology. The energy detector operates at 3-5 GHz and only dissipate 1 mW at a supply voltage of 1.2 V.
